uPD7763D

SBB-2-7735 Feb. 1. 185

Speech Spectrum Analysis LSI

Outline

The uPD7763 is a speech spectrum analysis LSI, designed for speech recognition system. The device contains a pre-amplifier, 16-channel BPF, an A/D converter and parallel data interface. A compact and high performance speech recognition system can be constructed with uPD7763 and uPD7764 which performs pattern matching.

Features

- * Single-chip high performance speech spectrum analysis LSI
- * Analog interface capable of speech signal input
- * CPU paralell bus interface is provided

Specification

* SPEECH SPECTRUM ANALYSIS

method : 16 channel BPF

(center frequency of each BPF : 250 ~ 5400 Hz)

resolution : 8 bit (8 bit A/D converter)

* ANALOG INTERFACE

A variable gain pre-amplifier and speech spectrum analyzer are equipped.

(range of pre-amlifier gain : -!! to 33 dB)

* DIGITAL INTERFACE

: 8 bit paralell bus-interface

* PROCESS

: CMOS


* POWER SUPPLY

: +5V


* PACKAGE

: 28 pin ceramic DIP

FUNCTIONAL DIAGRAM



A CONFIGURATION OF RECONGTION SYSTEM





uPD7763

SPEECH SPECTRUM ANALIZER


FUNCTION & FEATURES

- (1) 16-Channel BPF Analysis Using Switched Capacitor Filter
- (2) 8-bit A/D Converter on-chip
- (3) BUS compatible with 8-bit standard CPU
- (4) Programmable AMP on-chip (0 to 46.5 dB by 1.5 dB)
- (5) Equalizer on-chip
- (6) Variable Frame Period (1,2,4,8,16 or 32 msec)
- (7) 4 MHz System Clock
- (8) CMOS Technology
- (9) +5V Single Power Supply
- (10) 28 pin DJP

NEC

VIO 121 T21


lin.



from = 400 KHz expand 22 chardi 400 KHz = 18,16 k 122 A charmel switch

NEC

1ST LSI DIV





1ST LSI DIV.




Fig.3 Spectral response of the 16 channel BPF bank!





(READ/WRITE OPERATION)

	CONT	ROL TERM	INALS	,	MODE	FUNCTION	
CS	RD	WR	AO	A 1	MODE	FUNCTION ·	
0	1	0	-	0	Write mode	Write status register 0	
0	1	0	_	1	Write mode	Write status register 1	
0	0	1	1	0	Read mode	Read status register 0	
0	0	1	1	1	Read mode	Read status register 1	
0	0	1	0	_	Read mode	Read A/D conversion data	

-NEC 1ST LSI DIV.



STATUS REGISTER BIT FUNCTIONS

(Status register 0) (A1=0)


DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
		1	1			1			
					0	0	0 1		
	İ						_	ms	
1				1	0	0		ms	
1			1		0	1		ms	Frame
					0	. 1	1 8	ms	period
					. 1	0	0 16	ms	
					1	0	1 32	ms	J
0	0	0	0	0			0 dB		
0	0	0	0	1)	
			0	1	• • • • • • • •		· 1.5 dB	1	
0	0	0	1	0	• • • • • • • •		· · 3.0 dB		
0	0	0	1	1	• • • • • • •		4.5 dB		I amal Addington
	•	•	•	•)			-	Level Adjuster
•	·		:	:	1.	5 dB			relative gain
÷.	:	:	:	:	F	teps			
	:			:		СОРБ			
1	1	1	1	0			45 0 15		
1	1	1	1	0			45.0 dB		
1	1	1	1	1	• • • • • • • •		· 46.5 dB	J	



(Status register 1) (A1=1)

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
			- 1,					lizer OFF lizer ON
				0	0	0	12.5 HZ)
				0	0	1	25.0 HZ	
				0	1	0	50.0 HZ	LPF bank
				0	1	1	Null code	-
				1	0	0	100 HZ	Cut off frequency
				1	0	1	200 HZ	, ,
				1	1	0	400 HZ	J


[STATUS REGISTER READ & WRITE MODE]



NEC 1ST LSI DIV.




A/D CONVERSION DATA FORMATS



COMPUTER AND COMMUNICATION

[A/D]READ MODE] RST \overline{CS} \overline{WR} (CH1 ~ 17 OUT) AQ FRAME_

NEC 1ST LSI DIV.



µPD7763

----- Speech Spectrum Analyzer -----

FUNCTION & FEATURES

- # 16-Channel BPF Analysis Using Switched Capacitor Filter
- # Programmable AMP on-chip

 0 to 46.5 dB by 1.5 dB
- # Equalizer on-chip
- # 9-bit A/D Converter on-chip
- # Variable Frame Period 1,2,4,8,16 or 32 msec
- # 4 MHz System Clock
- # CMOS Technology
- # +5V Single Power Supply
- # 28 pin DIP





Fig.1 Block Diagram of the uPD7763






Fig.3 Spectral response of the 16 channel BPF bank

CREAD/WRITE OPERATION3

	CONTR	ROL TERMI	NALS	MODE	ELINCTION :	
CS	RD	WR	Α0	S0	MODE	FUNCTION
0	1	0	-	0	Write mode	Write status register 0
0	1	0	-	1	Write mode	Write status register 1
0	0	1	1	0	Read mode	Read status register 0
0	0	1	1	1	Read mode	Read status register 1
0	0	1	0	_	Read mode	Read A/D conversion data

STATUS REGISTER BIT FUNCTIONS

[Status register 0]

D7	D6	D5	D4	D3	D2	D1	D0		
									;
					0	0	0	1 ms) .
					0	0	1	2 ms	
			1		0	1	0	4 ms	Frame
		1			0	1	1	8 ms	period
					1	0	0	16 ms	
					1	0	1	32 ms)
0	0	0	0	0	0 dB)			
0	0	0	0	1	1.5 dB				
0	0	0	1	0	3.0 qB				
0	0	0	1	1	4.5 dB		11	۸ ما از را م	
	·	•	•	.)		-		Adjuster	
:		•	:		1.5 dB		relati	ve gain	
•	•	•	i		steps				
	•	•	- : .	:)		-			
1.	1	1	1	0	45.0 dB				
1	1	1	1	1	46.5 dB	J			

[Status register 1]

D7	D6	D5	D4	D3	D2	D1	D0			
							 0			
		1	1				•			
*							1 Equalizer ON			
				0	0	0	12.5 HZ) .			
				0	0	1	25.0 HZ			
				0	1	0	50.0 HZ LPF bank			
				0	1	1	Null code - Cut off frequency			
				1	0	0	100 HZ (Channel 9~17)			
				1	0	1	200 HZ			
				1	1	0	400 HZ			
	0	0	0	12.5 H	IZ 3		*			
1	0	0	1	25.0 H						
	0	1	0	50.0 H		LPF ba	nk			
	0	1	1	Null c			f frequency			
	1	0	0	100 HZ			el 1~8,18)			
	1	0	1 '	200 HZ		COMMITTE				
			0							
	1	1	U	400 HZ						
0	8 Bits	λ Δ	/N reso	lution						
1	9 Bits) "	A/D resolution							

A/D conversion data formats

